
ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Dr. Michael Töpper BDT





Introduction






Introduction

Why do we need such large machines to build such small systems?




Introduction – Development of Single Chip Packaging






Example of WLP at IZM: Automotive Application



cross section of a three chip stack using chip embedding: thin chip embedded on wafer, formation of a RDL, Cu pillar





Bumped 3-D Stack


Final Sensor in "DAG" Housing

Chip scale package integration of different microsystem technologies by thin die stacking, polymer embedding and redistribution/bumping for automotive applications






Reliability prediction is key (thermomechanical simulation) (Department: Environmental and Reliability Engineering)






Wafer Level Packaging: Mainstream for Mobile Products







Wafer Level Packaging: Compatibility of Wafer Sizes is key



100 mm – 200 mm
150 mm – 200 mm
200 mm – 300 mm
300 mm
single chips, wafer parts,

Electronic Systems Example ATLAS (CERN): 100 mm Sensor, 200 mm Read-Out CMOS







IZM Wafer Level Packaging Line (RDL) for Wafer Sizes 100 mm / 150 mm / 200mm / 300 mm

Seed Layer \implies Resist Process \implies Lithography







Sputter

Spin Coater


Mask Aligner

Wafer Plating

Plating

Wet Etching

Descum




Spin Coater

Mask Aligner

Spin Coater


N2 Oven



RIE



Question in 2003: Do we need a camera in a phone?





Nikkei Market Access Seminar 2003 Sept. 12

2014: Global smartphone shipments totaled <u>1.167 billion</u> units in 2014




Extension of WLP to 3D Integration using TSV





Wafer-Level-Cameras

- Bringing the electrical contact to the back-side of the sensor
- Wafer level integration of optics and camera electronics
- Module size: 0.7 x 0.7 x 1.0 mm³
- Application: low-cost-endoscopes
- Partner: Awaiba GmbH










➔ Waferlevel Systemintegration using TSV

- Thinfilm technologies, Bumping
- Wafer thinning, Thin Wafer Handling
- Through Silicon Via (TSV) Formation
- High density metallization, redistribution
- Interposer, assembly and interconnection technologies







Rolf Aschenbrenner


© Fraunhofer IZM

New Assembly Cleanroom











Wafer Stud Bumping 300 mm (K&S)

Surface Plasma Protection (ONTOS)

Batch Reflow Oven up to 300 mm (ATV, Budatec)

Low Pressure Membrane Bonder (ATV)



Automatic Die Bonder 300 mm (BESI)



Automatic Flip Chip Bonder 300 mm (PANASONIC)



High Precision Flip Chip Bonder (SET)



Halfautomated Flip Chip Bonder (Finetech)




Waferlevel Systemintegration - Wireless Sensor Nodes


Features: Working range 50m, 12mm accuracy Devices:


- FFT-Co-Processor, ADC
- Fractional-N-PLL
- LNA, PA, Mixer, VCO, Muliplexer


Package

- Thinfilm substrate
- Integrated patch antenna
- FC Device integration















Procedure for Extraction of Dielectric Parameters at >100 GHz Department: RF & Smart Sensor Systems






3D WL Integration (ICs + Sensors) @ Fraunhofer IZM




Future of WLP?

Fan-In WLP: Issue with miniaturization in Front-End (CMOS)





PWB Design Rules ← → CMOS Design Rules




100 μm ← PCB Design Rules 50 μm ...1 μm CMOS Design Rules → sub μm



Issue with WLP: Chip Shrinkage → Solution → Fan-Out

For SMD-Assembly 0.5/0.4 mm ball pitch is required (yield and speed of assembly)






Chip Embedding (Chip into Substrate)

Embedding die technology:


- → Embedding into PWB (embedded die)
- Multi-Chip Package and 3D is possible Reconfigured molded wafer. FOWLP (Fan-Out Wafer Level Packaging)






FOWLP/FOPLP Process Flow Options

Mold first




RDL first

Apply release layer on carrier











From Wafer to Panel Level Packaging







IZM Panel Level Embedding Line from Wafer Scale to Panel Scale 610 x 456 mm²/24"x18"





Inspection

Molding


Panel Molding

Laminator

Lamination

Laser Drilling

Laser Equipment



mech. drilling

Automatic plating line

LDI

Wet Etching





MST SmartSense - Intelligent 3D MEMS Compass

Technology Demonstrator

Commercial Product

Advanced Technology







Heterogeneous Integration


- BGA Multi-Sensor Package
- Evaluation of Material Combinations
- Reliability Investigations






- Chip on Board technology
- Transfer molded LGA housing








- PoP approach using embedding as a basis
- Thin film & PCB based RDL
- Product well within specs!



Summary








Miniaturization



Electrical performance








Automotive, Medical Industry 4.0

Internet of Things Consumer


RF-Modules Mobile Wireless



Camera with image processing



Trillion Sensor Vision



X-ray of embedded System

