
How To Use The APECS Pilot Line

– Strategic Partnership and Service Offer -

APECS: Advanced Packaging and Heterogeneous Integration for Electronic Components and Systems

Erik Jung, Business Development, Fraunhofer IZM


Purpose of the APECS pilot line



- Position **Europe's R&D and industry at the forefront of semiconductor innovation**
- Establish a **cutting-edge infrastructure** for heterogeneous integration and chiplet technology
- Advance **technological capabilities for cutting-edge semiconductor devices**
- **Support European industries** (e.g., automotive, telecom, healthcare, IoT)
- Lead the way in **advanced packaging and heterogeneous integration** by providing diverse technologies on a single platform

EU Chips Act: Contribution of FMD

FMD: Advanced Packaging and Heterogeneous Integration for Electronic Components and Systems



FMD joins forces with Europe's leading RTOs

VTT: IPD and RF on silicon and glass substrates; Heterogenous 3D integration: ALD for TSV and Wafer Level and LTCC Packaging of RF and optical MEMS

imec: RDL 1st Chiplet Packaging Demonstrator and Chiplet Integration Package


CEA-Leti: FOWLP technology for RF (>150GHz) System-in-Packages (SiP) and Glass substrates for > 100GHz RF passive component

TU Graz: ESD for heterogeneous integration

INL: 3D heterogeneous integration of graphene FET biosensors

CNM/CSIC: Microchannel cooling, Printed antennas

FORTH: 3D Sequential Integration (3D SI) of GaN based RF front end (RFFE) chips



What are the challenges in heterogeneous integration?

Design complexity

- Integrating different materials (CMOS, InP, GaAs, SiPh)
- Managing electrical and optical coupling
- Ensuring co-design efficiency and thermal stability

Manufacturing precision

- High density interposers (organic/inorganic)
- Sub-micron alignment
- Controlling process variations
- Enabling stress-free bonding
- New testing concepts


Standardization

- Defining universal design rules
- Standardizing interfaces
- Ensuring process compatibility
- Establishing reliability benchmarks

Cost management

- Reducing fabrication costs
- Improving yield
- Scaling automated assembly
- Minimizing supplier dependency

APECS brings the connection between design, technology and testing for wide range of applications



All the developments are taking place under the dictum of the European Green Deal.

Examples for the integration at wafer and substrate level

Integration at wafer level

Hybrid Cu/Cu bonds

HDML Si-Interposer

TF-embedded thin chip

3D-shaped mold cap

TSV/TGV/TPV


Embedded Si-bridge

Integration at substrate level

Metallic TF-on-organic
anti-tampering structures

Embedded passives,
chips or SiP module

Embedded optical
waveguides



Key innovations of the APECS pilot line

1

Worldwide first **advanced automotive chiplet integration platform** (2.5D and 3D) for multiple core technologies (CMOS, Opto/Rf) and non-electronic devices (MEMS, Opto, OLED), leveraging the innovations of advanced packaging

2

Comprehensive end-to-end design flow and methodology for chiplet-based advanced heterogeneous systems integration – Design-for-Performance, -Yield, -Power Efficiency, -Testability

3

Expansion of hetero-integration into **quasi-monolithic integration (QMI)** for highest **performance density** by leveraging Back-End-of-Line and Advanced Packaging capabilities

4

Prototyping of **high performance chiplet-based systems for specific needs of the European industries**, in particular, automotive, medical device and health care, sensors and advanced manufacturing industries


5

Novel backend-of-line interfacing technology for MEMS, opto/Rf chips (III/V RF chiplets with (Bi)CMOS for 300 GHz+ frequencies)


6

Novel testing concepts and technologies for function-, quality- and yield- optimization

Application areas of the APECS pilot line




High performance computing




Sensor systems




Industrial manufacturing



Medical instrumentation



Telecommunications



AI/ Machine Learning

Potential for industrial uptake

Users



Chip Foundries



Integrated Device
Manufacturer (IDMs)



Materials & Tools
Supplier



Semiconductor
Customer



Research Community



Start-ups

Value Proposition

Design Services: enable chip, chiplet IP, and system design for APECS Pilot Line; provide and operate design platforms with support

Process development, materials and tool validation: accelerate technology development and validate processes for commercial transfer

System Development: leverage APECS tech for new products and business; enable access to specialized technologies

Manufacturing Outsourcing: offer Proof of Concept, prototype runs, small-volume production, and scalable transfer options

Research Access: support research-to-application transfer; Provide easy access via local competence centers

What we offer

Category

Example services

Surface technologies

PVD, CVD, LPCVD, ALD, CMP, ...

Packaging &
Assembly

Direct wafer bonding, C2W, TSVs, nano TSV, Flip chip, ...

Inline measurment

In-line SEM, Overlay, Elipsometry, 3D surface metrology, ...

CTR

RF characterization, CDM test system, Plasma-FIB SEM defect screening, ...


Chiplets & Sensors

SiGe BiCMOS-InP-DHBT, InP EML chips, photo detectors, gas sensors, ...

Design

PDK/ADK offers (interposer & chiplet integration, design platform)

Collection and clustering of services in APECS



Coordination of service provisioning

Collection and clustering of services in APECS


Tool ID	Tool Name	Q4-2024	Q1-2025	Q2-2025	Q3-2025	Q4-2025	Q1-2026	Q2-2026	Q3-2026	Q4-2026	Q1-2027	Q2-2027	Q3-2027	Q4-2027	Q1-2028	Q2-2028	Q3-2028	Q4-2028	Q1-2029	Q2-2029	Q3-2029
260	BWC SU3200 Upgrade - Solvent FEO																				
261	Inline XPS/XRF																				
289	CD-SEM Measurement																				
290	Vacuum pumps																				
291	Chiller																				
292	Foundation																				
293	Defect Inspection Tool																				
296	LP-CVD Cluster (TEOS/nitride/poly/oxidation)																				
297	Installation (Pumps, Burner-Washer)																				
316	Laser-Debonder																				
353	Fully automated Tool Wafer Cleaning																				
358	IR-based BEOL Debonder for Layer Transfer																				
365	Fully automated 300mm sputter PVD cluster																				
68	Softwarepaket LAB Advanced (79xKx12xK/Year)																				
191	Prototype 3D laminographic System for IIS as development platform																				
356	Fully automated high resolution in-line CD metrology																				
171	SiC-VIA etching																				
66	Waferstepper																				
210	Software																				
377	Device for high resolution Dk/Df measurement (frequencies 6G, 5G mmwave) at increased temperatures and hu																				
378	RF equipment (network analyzer, cables, adapters) to support the devices (commonly not included with the ind																				
379	Device for broadband characterization (free space) between 60 - 75 GHz to fill a current gap in IZM equipment (4																				
380	Device for high resolution Dk/Df measurement up to 4 selected frequency bands up to 170 GHz																				
207	Handling systemHandling systemHandling systemHandling systemHandling systemHandling systemHandling system																				
208	Interfacing to test equipmentInterfacing to test equipmentInterfacing to test equipmentInterfacing to test equipment																				
209	adapters to pick and place componentsadapters to pick and place components																				
390	3D Profilometer on Panel Level																				
391	Tactile profilometer for larger area substrates																				
27	Fuzzing Cluster																				
206	Equipment for electrical stimulus and characterization																				




Service list – example (full)

Which device/tool/tool category is used	Name of the R&D service	Description of service (2-3 sentences/bullets)	Technical details for post. clients	Cluster	When is the service available
Process step / module	CVD	BTBAS Oxide / Nitride deposition on Si wafer	only valid for CMOS compatible 8" wafer fabrication	Surface Technologies	Q3/2026
Technology	Al-2-Al water bonding			Packaging and Assembly Technology	
Technology	8" Interposer	MPW run with 4 levels of Al-interconnect layers with MM and Thin-film resistor module;	2 thin Al layers (500nm) and 2 top-metal layers with 2um and 3um	Packaging and Assembly Technology	Q3/2026
Test & Metrology	SiGe-BiCMOS-InP-DHBT	Chaplet integrated InP-DHBT on SiGe-BiCMOS	platform offer with PDK, accessible via MPW service(?)	Chaplets, Sensors, MPW	Q4/2028
Design Service	Broadband Spectroscopy and thin layer characterization			Characterization	Q3/2028
Process step / module	FDWACK after Interposer & Chaplet Integration	8" wafer measurement in a cross-compatible process environment		Design Office	Q3/2027
Process step / module	CMP	Polishing of oxide materials (e.g. SiO ₂ , Al ₂ O ₃ , nitride materials (e.g. TAN, SiCN, metal oxides)	only valid for CMOS compatible 8" wafer fabrication	Surface Technologies	available
Process step / module	Tungsten CMP		only valid for CMOS compatible 8" wafer fabrication	Surface Technologies	available
Process step / module	PVD deposition	Oxide deposition (TiO ₂ , SiO ₂ , Al ₂ O ₃ , ITO, AZO), Metal deposition (Ti, Al, TiW, Si, SiCN)	only valid for CMOS compatible 8" wafer fabrication	Surface Technologies	Q2/2027
Process step / module	PVD deposition	Deposition of Ti, TAN, TiW, W, AIS, AlCu	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	CVD deposition	Deposition of USG, Si	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	Lithography	0.35um resolution	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	Oven processes	Annealing, wet/dry oxidation, TEOS, LPCVD SiN	only valid for CMOS compatible 8" wafer fabrication	Surface Technologies	available
Process step / module	ALD deposition	Deposition of Al ₂ O ₃ , Ta ₂ O ₅ , TiO ₂ , HfO ₂ , ZrO ₂ , AZO, TAN, Ru, 2D-Materials	available for CMOS and MEMS 8" wafer fabrication as well as for ch	Surface Technologies	available
Process step / module	Dry etching	Etching of Si, oxide, DRIE, Poly, metals	available for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	Wet etching	HF, Caro-SC1, H3PO4, HNA, EKC, Scrubber	available for CMOS 8" wafer fabrication	Surface Technologies	available
Process step / module	Isotropic gas etching	HF, NF ₃	available for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	In-line measurements	Ellipsometry, optical inspection, in-line SEM, FPD, Stress, Resistivity, Overlay, profiler, p	available for CMOS and MEMS 8" wafer fabrication	In-line Measurements	available
Process step / module	Grinding / Dicing	Grinding, circle out, dicing	available for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	Bonding	Direct Wafer bonding, CuW bonding	available for CMOS and MEMS 8" wafer fabrication	Packaging and Assembly Technology	available
Process step / module	Cross section / FTIR	Cross section / FTIR	available for all Si devices	Reliability and Offline Measurements	available
Technology	Pressure sensor	capacitive and piezoresistive	demonstrator available	Chaplets, Sensors, MPW	available
Technology	PDIC platform	PDIC platform	demonstrator available	Chaplets, Sensors, MPW	available
Technology	IR-Detectors	micro-bolometer for different wave lengths	demonstrator available	Chaplets, Sensors, MPW	available
Technology	SPADs		demonstrator available	Chaplets, Sensors, MPW	available
Technology	Bio-Gas-Sensors	CNTs, bio-functionalized surfaces	demonstrator available	Chaplets, Sensors, MPW	available
Technology	Acceleration Sensors	free standing MEMS structures	demonstrator available	Chaplets, Sensors, MPW	available
Technology	TSVs	Etching TSVs, ALD for TSVs and Cu Plating	available for CMOS and MEMS 8" wafer fabrication	Packaging and Assembly Technology	available
Device	InP EML Chips		Dedicated On- and C-band EML wafer runs on InP substrates	Chaplets, Sensors, MPW	Q3/2025
Technology	InP MPW run on substrates		Photonic integrated circuit platform offer with PDK, accessible via	Chaplets, Sensors, MPW	Q3/2025
Technology	MPW Platform		Photonic integrated circuit platform offer with PDK, accessible via	Chaplets, Sensors, MPW	Q3/2026
Device	High-Speed InP Photodetectors		Dedicated SWIR photodetector wafer runs on InP substrates	Chaplets, Sensors, MPW	Q3/2025
Device	MPW Platform		platform offer with PDK, accessible via MPW service	Chaplets, Sensors, MPW	available
Device	MPW Platform	MPW runs of MIMC based on GaInSb-MEHT technology, CPW and MSL		Chaplets, Sensors, MPW	available
epitaxy	100 nm Epitaxial wafers	LOCVD grown GaIn-based heterostructures	AlGaInGaAs heterostructures on Si-SC substrates	Surface Technologies	available
Device	Chaplet integration Platform	Heterointegration of GaAs laser chips on SiN passive photonic platform	Wavelengths: 630 nm - 1800 nm; Transfer printing + integration	Chaplets, Sensors, MPW	Q3/2029
Device	Chaplet integration based on InP DHBTs with BiCMOS	MoIV runs dedicate for Chaplet integration of InP DHBTs on BiCMOS		Chaplets, Sensors, MPW	Q3/2029
Process step / module	Blade dicing	Blade dicing for wafers of different materials (Si, glass, ceramic, etc.) including edge trim	200mm/300mm wafers as well as rectangular shapes; manual/aut	Packaging and Assembly Technology	available
Process step / module	Die-to-wafer Bonding	Direct and hybrid bonding for chips to wafer	+1-300um Pitch/engraving; 200mm/300mm Wafer; incl. Plas	Packaging and Assembly Technology	Q4/2027
Process step / module	Pick & Place	Die picking	200mm grip rings, waffle packs, GaP	Packaging and Assembly Technology	available
Process step / module	Die-Bonding	Adhesive chip assembly	Dispensing, stamping of adhesives followed by chip assembly (in-	Packaging and Assembly Technology	available
Process module	CMOS processing	Poly-Si-Gate with w/out Nitrid-Spacer	200 mm wafers, 350nm process module	Chaplets, Sensors, MPW	available
Process module	CMOS processing	LOCOS isolation process	200 mm wafers, 350nm process module	Surface Technologies	available
Process module	CMOS processing	Silicide process: self-aligned Silicon Silicide for contact formation	200 mm wafers	Surface Technologies	available
Process module	CMOS processing	Formation of contact holes	200 mm wafers	Packaging and Assembly Technology	available
Process module	CMOS processing	Planarization, height differences of chips	200 mm wafers	Surface Technologies	Q3/2026
Process module	CMOS processing	BEOL metalization	200 mm wafers, AlCu	Surface Technologies	Q3/2026
Process step / module	Lithography exposure	DUV for 130 nm lit., i-Line for 400 nm lit., Double-Side Mask Aligner	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	Lithography coating	i-Line for 400 nm lit., double-side alignment	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	Q3/2027
Process step / module	Lithography coating	Spin on coating and development	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	PVD deposition	Evaporation of Al, SiO ₂ , TiO ₂	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available
Process step / module	PVD deposition	Sputter deposition of Al, AlSiCu, Ti, TAN, Ta, Ta ₂ O ₅ , Nb, Nb ₂ O ₅ , TiAl, Al alloy, A2O3	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available

Service Offer: Characterization, Test and Reliability



Electrical Fault Isolation



Novel testing concepts and technologies
for function-, quality- and yield- optimization

- **Comprehensive characterization, test and reliability platform** to support manufacturing
- Provision of complete **functional and reliability test** capabilities and strategies along the whole value chain
- Innovative and **unique test system** (photonics test head)
- **Test service** (volume test)
- **Knowledge transfer** (test hardware and methods)
- Support by **cutting-edge failure analysis** capabilities for industrial technology ramp up, series production and market introduction
- Support of continuous market success by field by **counterfeit detection and identification of IP violations**

How to access APECS technologies



Submit your inquiry through our APECS website



Our access team evaluates your inquiry



Initial meeting to discuss your project



Access team involves technology experts to identify the most suitable FMD institute(s) for your project



Detailed discussion with institute(s) on project scope and contract conditions



Project implementation



Fraunhofer Institute for Reliability
and Microintegration IZM

Kontakt

Erik Jung
Tel. +49 30 46403-230
erik.jung@izm.fraunhofer.de

Fraunhofer IZM Berlin
Gustav-Meyer-Allee 25
13355 Berlin
Germany
+49 30 46403-100
www.izm.fraunhofer.de

Fraunhofer IZM-ASSID
Ringstraße 12
01468 Dresden-Moritzburg
Germany
+49 351 795572-12

Fraunhofer IZM Außenstelle Cottbus
Karl-Marx-Straße 69
03044 Cottbus
Germany
+49 355 383 770-12

