How To Use The APECS Pilot Line

- Strategic Partnership and Service Offer -

APECS: Advanced Packaging and Heterogeneous Integration for Electronic Components and Systems

Erik Jung, Business Development, Fraunhofer IZM



Purpose of the APECS pilot line



- Position Europe's R&D and industry at the forefront of semiconductor innovation
- Establish a cutting-edge infrastructure for heterogeneous integration and chiplet technology
- Advance technological capabilities for cutting-edge semiconductor devices
- Support European industries (e.g., automotive, telecom, healthcare, IoT)
- Lead the way in advanced packaging and heterogeneous integration by providing diverse technologies on a single platform



EU Chips Act: Contribution of FMD


FMD: Advanced Packaging and Heterogeneous Integration for Electronic Components and Systems

Grand Challenges:

- Energy efficiency
- Greener technologies / Decarbonization
- · Security & safety
- Supply chain robustne
- Value chain completeness
- Skills, work force development
- Data management

Technologies:


- Advanced CMOS & hybrid technologies
- Advanced Integration & Packaging
- Sustainable new materials
- Neuromorphic
- Quantum
- HPC
- AI Cloud-to-Edge
- · Circular Processing



Low volume – high value devices for all markets:

- Automotive
 - Communications
- Biotechnology
- Medical
- Production / IoT
- Edge Al
- Energy
- Smart City
 - ...





What are the challenges in heterogeneous integration?

Design complexity

- Integrating different materials (CMOS, InP, GaAs, SiPh)
- Managing electrical and optical coupling
- Ensuring co-design efficiency and thermal stability

Manufacturing precision

- High density interposers (organic/inorganic)
- Sub-micron alignment
- Controlling process variations
- Enabling stress-free bonding
- New testing concepts

Standardization


- Defining universal design rules
- Standardizing interfaces
- Ensuring process compatibility
- Establishing reliability benchmarks

Cost management

- Reducing fabrication costs
- Improving yield
- Scaling automated assembly
- Minimizing supplier dependency




APECS brings the connection between design, technology and testing for wide range of applications





Examples for the integration at wafer and substrate level





Key innovations of the APECS pilot line

- Worldwide first advanced automotive chiplet integration platform (2.5D and 3D) for multiple core technologies (CMOS, Opto/RF) and non-electronic devices (MEMS, Opto, OLED), leveraging the innovations of advanced packaging
- Comprehensive end-to-end design flow and methodology for chiplet-based advanced heterogeneous systems integration – Design-for-Performance, -Yield, -Power Efficiency, -Testability
- Expansion of hetero-integration into quasimonolithic integration (QMI) for highest performance density by leveraging Back-End-of-Line and Advanced Packaging capabilities


- Prototyping of high performance chipletbased systems for specific needs of the European industries, in particular, automotive, medical device and health care, sensors and advanced manufacturing industries
- Novel backend-of-line interfacing technology for MEMS, opto/RF chips (III/V RF chiplets with (Bi)CMOS for 300 GHz+ frequencies)
- Novel testing concepts and technologies for function-, quality- and yield- optimization



Application areas of the APECS pilot line



High performance computing



Sensor systems



Industrial manufacturing



Medical instrumentation



Telecommunications



AI/ Machine Learning



Potential for industrial uptake

Users



Chip Foundries



Integrated Device Manufacturer (IDMs)



Materials & Tools Supplier



Semiconductor Customer



Research Community



Start-ups

Value Proposition

Design Services: enable chip, chiplet IP, and system design for APECS Pilot Line; provide and operate design platforms with support

Process development, materials and tool validation: accelerate technology development and validate processes for commercial transfer

System Development: leverage APECS tech for new products and business; enable access to specialized technologies

Manufacturing Outsourcing: offer Proof of Concept, prototype runs, small-volume production, and scalable transfer options

Research Access: support research-to-application transfer; Provide easy access via local competence centers



What we offer

Category

Example services

Surface technologies

PVD, CVD, LPCVD, ALD, CMP, ...

Packaging & Assembly

Direct wafer bonding, C2W, TSVs, nano TSV, Flip chip, \dots

Inline measurment

In-line SEM, Overlay, Elipsometry, 3D surface metrology, ...

CTR

RF characterization, CDM test system, Plasma-FIB SEM defect screening, \dots

Chiplets & Sensors

SiGe BiCMOS-InP-DHBT, InP EML chips, photo detectors, gas sensors, \dots


Design

PDK/ADK offers (interposer & chiplet integration, design platform)




Coordination of service provisioning

Collection and clustering of services in APECS



Coordination of service provisioning

Collection and clustering of services in APECS








Service list – example (full)

Which device/tool/tool category is used	■ Name of the R&O service		Technical details for pot. clients		 When is the service ava 	
rocess step / module	CVD	BTBAS Oxide / Noride deposition on 8" v afer	only valid for omos compatible 8" water fabrication	Surface Technologies	Q3/2026	
rocess step / module	Al-2-Al water bonding			Packaging and Assembly Technologies		
echnology	8" Interposer	MPW run with 4 levels of Al-interconnect layers with MM and Thin-film-resistor module;	2 thin Allayers (500nm) and 2 top-metal layers with 2um and 3um;	Packaging and Assembly Techno		
echnology	SGe-BCMOS-InP-DHBT	Chiplet integrated InP_DHBT on SIGe-BICMOS		Chiplets, Sensors, MPW	Q4/2028	
est & Metrologogy	Broadband Spectroscopy and thin layer characterization	8" water measurement in a cmos-compatible process environment		Characterization	Q3/2028	
lesign Service	PDK/ADK offer (Interposer 8: Chiplet Integration)			Design Offers	Q3/2028	
rocess step / module	CMP	Polishing of oxide materials (e.g. SixOv, AIOx), nitride materials (e.g. TN, SON4, metal p	only valid for omos compatible 8" water fabrication	Surface Technologies	Q2/2027	
rocess step / module	CMP	Tungsten CMP	only valid for omos compatible 8" water fabrication	Surface Technologies	available	
rocess step / module	PVD deposition	Oxide deposition (Ti205, SixOv, AIDx, ITO, A20), Metal deposition (Ti, Al, TAV), Silcon o	only valid for omos compatible 8" water fabrication	Surface Technologies	Q2/2027	
rocess step / module	PVD deposition	Deposition of Ti, TN, TW, V, AISI, AICu	only valid for omos and MEMS 8" water labrication	Surface Technologies	avaliable	
rocess step / module	CVD deposition	Deposition of USG, Si	only valid for omos and MEMS 8" wafer fabrication	Surface Technologies	available	
rocess step / module	Lithography	0.35um resolution	only valid for omos and MEMS 8" water labrication	Surface Technologies	avadable	
ocess step / module	Oven processes	Annealing, verildry oxidation, TEOS, LPCVO SN	only valid for omos comparible 8" wafer fabrication	Surface Technologies	avadable	
rocess step / module	ALD deposition	Deposition of Al2D3, Ta2D5, TiD2, HID2, 2rD2, AZD, TN, Ru, 2D-Materials	available for omos and MEMS 8" vialer fabrication as well as for ch		available	
rocess step / module	Dry etching	Etching of St. cridde, DRE, Poly, metalls		Surface Technologies	available	
rocess step / module	Wetershing	HF, Caro-SCI, HSPO4, HNA, EKC, Sorubber	available for omos B" water tabrication	Surface Technologies	available	
rocess step / module	isotropic gas etching	HF.XF2	available for omos and MEMS 8" water fabrication	Surface Technologies	available	
rocess step / module	Inine measurements	Ellipsometry, optical inspection, in-line SEM, XRD, Stress, Resistivity, Overlay, profiler, p	available for omor and MEMS 8" water fabrication	In-line Measurements	available	
rocess step / module	Grinden / Dioing	Grinden, circle out, dicing	available for omos and MEMS II" water fabrication	Surface Technologies	available	
hocess step / module	Bonding	Direct Wafer bonding, C2W bonding	available for omos and MEMS 8" vialer fabrication	Packaging and Assembly Techno	lon avallable	
rocess step / module	SEM	Cross section /FTIR		Reliability and Offine Measuremen		
schnology	Phessure sensor	capacitive and piezoresistive		Chiplets, Sensors, MPW	available	
schnology	PICs platform	combination of different photonic devices		Chiplets Sensors MPW	avalable	
schnology	FI-Detectors	micro-bolometer for different viave lengths		Chiplets, Sensors, MPW	avalable	
echnology	SPADe	A 11 C C C C C C C C C C C C C C C C C C		Chinlets Sensors MPW	available	
echnology	Bio-Kar-Sensors	CNTs, bio-functionalized surfaces		Chiplets Sensors MPW	available	
echnology	Acceleration Sensors	fress standing MEMS structures		Chiplets, Sensors, MPW	available	
schnology	TSVs	Etching TSVs, ALD for TSVs and Cu Plating		Packaging and Assembly Techno		
evice	InP EM. Chips	Living 1012, Factor 1019 and Con lang		Chiplets Sensors MPW	Q3/2025	
echnology	MPW Plantorn	InP MPW run on substrates	Photonic integrated circuit platform offer with PDK: accessible via		QV2025	
echnology	MPU Plantern		Photonic integrated circuit platform offer with PDK: accessible via		Q3/2026	
levice	High-Speed InP Photodetectors			Chiplets, Sensors, MPW	Q1/2025	
levice	MPW Platform	MPW runs of MMCs based on GaN/SIC HEMT technologic CPW and MSL		Chiplets, Sensors, MPW	available	
evice	MPW Plantorn	MPV runs of MMCs based on GaRasic HEMT and InGaAs-on-Si HEMT technologies.		Chiplets, Sensors, MPW	available	
pitani	100 mm Epitavial v afers	MOCVD grown GaN-based beterostructures	AlGaN/GaN heterostructures on s.i. SiC substrates	Surface Technologies	available	
levice	Chiplet integration Platform	Heterointegration of GaAs laser chiplets on SN passive photonic platform		Chiplets, Sensors, MPW	Q3/2029	
evice	Chiplet integration hased on InP DHBTs with BCMOS	MOW runs dedicate for Chiplet integration of InP HBTs on BICMOS		Chiplets, Sensors, MPW	Q3/2029	
house step / module	Blade doing	Blade dicing for waters of different materials (Si, glass, ceramic, etc.) including edge trin				
hooess step / module hooess step / module	Die-to-water Bonding	Disect and hybrid bonding for chips to water	 200mm/300mm varers as ver as rectangular shapes; manufactuli +I-300nm Platziergenauigkeit; 200mm/300mm Wafer; incl. Plasm 			
hooess step / module	Piol 8 Place	Die soring		Packaging and Assembly Techno		
hooess step / module hooess step / module	De-Bonding	Adhesive chip assembly	Dispensing, stamping of adhesives followed by chip assembly (+/-			
hocess medule	CMOS processing	Poly-Si-Gare with and wlout Nitrid-Spacer		Chiplets, Sensors, MPW	available	
					available	
rocess module	CMOS processing	LOCOS isolation process Salicide process: self-aligned Silicon Silicide for contact foremation	200 mm v afers; 350nm process module 200 mm v afers	Surface Technologies Surface Technologies	avarable	
rocess module	CMOS processing					
rocess module	CMOS processing	formation of contact holes		Packaging and Assembly Techno		
rocess module	CMOS processing	Planarisation, height differences of chiplets		Surface Technologies	Q3/2026	
rocess module	CMOS processing	BEOL metalisation		Surface Technologies	Q3/2026	
rocess step / module	Lithography exposure	DUV for 130 nm l/s, i-Line for 400 nm l/s, Double-side Mask Aligner	only valid for CMOS and MEMS 8" water fabrication	Surface Technologies	available	
hocess step I module	Lithography coating	i-Line for 400 nm.Vs, double-side alignment	only valid for CNOS and MEMS 8" water fabrication	Surface Technologies	QW2027	
rocess step / module	Lithography coating	Spin, spray coating and development	only valid for CMOS and MEMS 8" water fabrication	Surface Technologies	available	
Process step / module	PVD deposition	Evaporation of Al, SiO2, TiO2		Surface Technologies	available	
Process step / module	PVD deposition	Sputter deposition of Al, AISiCu, Ti, TN, Ta, Ta2OS, Nb, Nb2OS, TiAl, Al alloys, AI2O3	only valid for CMOS and MEMS 8" wafer fabrication	Surface Technologies	available	






Service Offer: Characterization, Test and Reliability



Electrical Fault Isolation





Novel testing concepts and technologies for function-, quality- and

for function-, quality- an yield- optimization

- Comprehensive characterization, test and reliability platform to support manufacturing
- Provision of complete functional and reliability test capabilities and strategies along the whole value chain
- Innovative and **unique test system** (photonics test head)
- Test service (volume test)
- Knowledge transfer (test hardware and methods)
- Support by cutting-edge failure analysis capabilities for industrial technology ramp up, series production and market introduction
- Support of continuous market success by field by counterfeit detection and identification of IP violations



How to access APECS technologies



Submit your inquiry through our APECS website



Our access team evaluates your inquiry



Initial meeting to discuss your project



40

Access team involves technology experts to identify the most suitable FMD institute(s) for your project









Project implementation

Detailled discussion with institute(s) on project scope and contract conditions







Fraunhofer Institute for Reliability and Microintegration IZM

Kontakt

Erik Jung Tel. +49 30 46403-230 erik.jung@izm.fraunhofer.de

Fraunhofer IZM Berlin Gustav-Meyer-Allee 25

13355 Berlin Germany

+4www4fz4n3fra@hhofer.de

Fraunhofer IZM-ASSID

Ringstraße 12 01468 Dresden-Moritzburg Germany +49 351 795572-12

Fraunhofer IZM Außenstelle Cottbus

Karl-Marx-Straße 69 03044 Cottbus Germany +49 355 383 770-12

