

*Keynote*


# Function-Driven Innovation: How Technology Follows the Needs of Chiplet Systems

Dr. Michael Schiffer  
Head of Department WLSI

# Content

---

- **Chiplet Systems: Holistic Architectural System Strategy**
- **Architecture Customization by STCO**
- **Trends: From Substrate to Bridge Embedding to Interposer**
- **Project Highlights**
- **Key Messages**





## Vision of Chiplet Systems!

[...] It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected.

The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically. [...]

***Gordon E. Moore, 1965***



*The New York Times*



# Chiplet Systems: Holistic Architectural System Strategy


## Benefits and Challenges

### Benefits:

- **Cost Effectiveness:** Higher yield and re-usability
- **Scalability and Flexibility:** Modularity and Node mix & match
- **Faster Innovation:** Parallelized chiplet development
- **Performance:** Application-specific design and technology


### Challenges:

- **Increased Design Complexity:** Design beyond chip-outline
- **Inter-Chiplet Communication:** Standards definition, protocols, IP, ...
- **Packaging Cost, Yield and Physical Limits:** Area-optimized system architecture, high yield on chiplet-level but probably lower yield on high-end package level (test strategy ?)
- **Limited Ecosystem and Standards:** Availability of re-usable chiplets and communication standards




# Chiplet Systems: Holistic Architectural System Strategy

## Chiplet System Architecture




**Monolithic SoC Architecture**

- Most advanced IP determines node complexity and cost
- Area limitation by wafer yield and stepper field



**Chiplet System Architecture**

- Optimal usage of node and cost
- Area limitation by package yield
- Test strategy and bring up




**Application-Specific Chiplet System Architecture**

- Optimal usage of node and cost
- Area limitation by package yield
- Test strategy and bring up
- Optimal architecture for application


# Architecture Customization by STCO

- **Comprehensive approach to system design:** System perspective in terms of signal and power integrity, thermal induced stress integrity → optimization of performance per area
- **Reduction of cost and time to market:** Highest quality level at shortest amount of time
- **DTCO** leads to better profit for lithography, wafer processing, testing and yield, while as **STCO** leads to best choices in chiplet and routing arrangement, technology selection and system-level testing
- **DoE short loops** with in-line characterization to feed-back critical information for physical design




# Architecture Customization by STCO

- **Comprehensive approach to system design:** System perspective in terms of signal and power integrity, thermal induced stress integrity → optimization of performance per area
- **Reduction of cost and time to market:** Highest quality level at shortest amount of time
- **DTCO** leads to better profit for lithography, wafer processing, testing and yield, while as **STCO** leads to best choices in chiplet and routing arrangement, technology selection and system-level testing
- **DoE short loops** with in-line characterization to feed-back critical information for physical design



# Architecture Customization by STCO




- **Comprehensive approach to system design:** System perspective in terms of signal and power integrity, thermal induced stress integrity → optimization of performance per area
- **Reduction of cost and time to market:** Highest quality level at shortest amount of time
- **DTCO** leads to better profit for lithography, wafer processing, testing and yield, while as **STCO** leads to best choices in chiplet and routing arrangement, technology selection and system-level testing
- **DoE short loops** with in-line characterization to feed-back critical information for physical design






# Architecture Customization by STCO

- **Comprehensive approach to system design:** System perspective in terms of signal and power integrity, thermal induced stress integrity → optimization of performance per area
- **Reduction of cost and time to market:** Highest quality level at shortest amount of time
- **DTCO** leads to better profit for lithography, wafer processing, testing and yield, while as **STCO** leads to best choices in chiplet and routing arrangement, technology selection and system-level testing
- **DoE short loops** with in-line characterization to feed-back critical information for physical design




# Trends: From Substrate to Bridge Embedding to Interposer



\*I/O Density refers to the total number of IOs per package platform area

- **Value Shift** from Front-End to Back-End (60/40 ratio) esp. in the “After Moore’s Law” era
- **HD Substrate** Bump Pitch ~100-150µm
- **Bridge Embedding** Bump Pitch ~40-60µm
- **Si-Interposer** Bump Pitch ~25-55µm
- **Challenges**
  - Warpage due to different material CTE
  - Very thin die/bridge handling (< 60µm)
  - Dies with approx. 20x20mm² footprint
  - Assembly: TC vs. Reflow
  - Thermal management (heat spreading, cooling concepts)
  - Underfill: CUF vs. MUF vs. PUF
  - Test strategy and continuous data tracking (in-line vs. final)


# Trends: From Substrate to Interposer and Bridge Embedding Packages



- **Value Shift** from Front-End to Back-End (60/40 ratio) esp. in the “After Moore’s Law” era
- **HD Substrate** Flip-Chip Pitch  $\sim 100\text{-}150\mu\text{m}$
- **Bridge Embedding** Flip-Chip Pitch  $\sim 40\text{-}60\mu\text{m}$
- **Si-Interposer** Flip-Chip Pitch  $\sim 25\text{-}55\mu\text{m}$
- **Challenges**
  - Warpage due to different material CTE
  - Very thin die/bridge handling ( $< 40\mu\text{m}$ )
  - Large SoC ( $> 20\text{x}20\text{mm}^2$ )
  - Assembly: TC vs. Reflow
  - Thermal management (heat spreading, cooling concepts)
  - Underfill: CUF vs. MUF vs. PUF
  - Test strategy and continuous data tracking (in-line vs. final)



# Trends: From Substrate to Interposer and Bridge Embedding Packages




- **Value Shift** from Front-End to Back-End (60/40 ratio) esp. in the “After Moore’s Law” era
- **HD Substrate** Flip-Chip Pitch  $\sim 100\text{-}150\mu\text{m}$
- **Bridge Embedding** Flip-Chip Pitch  $\sim 40\text{-}60\mu\text{m}$
- **Si-Interposer** Flip-Chip Pitch  $\sim 25\text{-}55\mu\text{m}$
- **Challenges**
  - Warpage due to different material CTE
  - Very thin die/bridge handling ( $< 40\mu\text{m}$ )
  - Large SoC ( $> 20\text{x}20\text{mm}^2$ )
  - Assembly: TC vs. Reflow
  - Thermal management (heat spreading, cooling concepts)
  - Underfill: CUF vs. MUF vs. PUF
  - Test strategy and continuous data tracking (in-line vs. final)



# STXmod – HPC Chiplet Module Development

Fraunhofer-Funded, Duration: 2022-2025


- HPC module development incl. power and signal integrity design of inter chip communication
- Stencil/Tensor processing unit (STX) with PCIe gen5 interface, 100mm<sup>2</sup> footprint
- 16GB HBM2e (optional upgrade to HBM3)
- Silicon interposer:
  - Cu/Polymer-RDL (4M4P RDL, 4μm L/S, 6μm via), 250mm<sup>2</sup> footprint
  - I/O ball count (20x42 BGA, ball dia 300μm, ball pitch 660μm)
  - D2HBM connections: 1024 high speed data lines



# CeCaS Mannheim – Central Car Server

BMBF-Funded, Duration: 2022-2025


- Approaches for completely new automotive qualified high-performance processors for demanding control tasks in vehicles and future central car servers (TRL 2-5)
- Validation by demonstration of different chiplet modules on organic substrate
- Implementation of the entire process chain from substrate production to the assembly of chiplet modules on system PCBs:
  - Die sizes between  $10 \times 10 \text{ mm}^2$  to  $40 \times 40 \text{ mm}^2$
  - balling pitches  $150\text{-}300 \mu\text{m}$



# Key Messages

- The era of chiplet systems just began and gives numerous options for system realization
- Signal and power integrity is key to D2D communication
- Overall performance is increased by comprehensive system architectural approach – STCO
- The devil is in the details and needs holistic exorcism:  
feature size shrinkage - material combinations - manufacturability - performance ...

...and last but not least: **Fraunhofer IZM** offers support along the whole value chain...





# Contact

## Dr. Michael Schiffer

Head of Department  
Wafer Level System Integration (WLSI)

Phone: +49 30 46403-234

E-Mail: [michael.schiffer@izm.fraunhofer.de](mailto:michael.schiffer@izm.fraunhofer.de)

Fraunhofer IZM  
Gustav-Meyer-Allee 25  
13355 Berlin  
[www.izm.fraunhofer.de](http://www.izm.fraunhofer.de)



Department  
Website



Fraunhofer Institute for Reliability  
and Microintegration IZM