

## Electronic Packaging Days 2025


Markus Wöhrmann

---

# High-End Performance Packaging - Latest Trends


# HPC – Packaging

HPC Packaging family at TSMC (Chip on Wafer/Panel on Substrate)



# HPC – The Formula one of packaging technology

HPC Packaging family at TSMC (Chip on Wafer/Panel on Substrate)




Does everyone  
need HPC  
Packaging?  
No, but  
everyone likes  
ABS


<https://3dfabric.tsmc.com/english/dedicatedFoundry/technology/cowos.htm>

# HPC - Chip on Wafer on Substrate Packages


## D2D routing demand






HPC Packaging family at TSMC (Chip on Wafer/Panel on Substrate)



## Signal/ Power integrity






## Thermal management



# D2D - Interposers as platform for Chiplets

Silicon, Glass and Silicon Carbide

- **Si-interposers** w/ polymer based RDL and TSV → established technology, approved by industry
- **Glass interposers** → technology path explored, various TGV and cavity options, interest from industry (FAMES Pilot-line)
- **SiC interposers** → w/ polymer based RDL and TSV → heat dissipation and stiff interposer




Glass interposer  
w/ test dies



SiC interposer  
w/ test dies


# D2D - Fan Out Wafer Level Package (FOWLP)

CoWoS – L (localized silicon interconnection)



**Chip First**  
Face-DOWN „eWLB“

**Chip Last**



Apply thermal release tape on carrier



Face-down die assembly on carrier




Wafer/panel overmolding



Carrier release



RDL (e.g. thin film, PCB based, ...),  
balling, singulation



Apply release layer on carrier



RDL (e.g. thin film, PCB based, ...)





Die assembly on carrier



Wafer/panel overmolding




Carrier release, balling, singulation





## D2D - routing demand and 3D packaging


## Tall pillar plating



## High resolution polymers vias




## Fine line routing




### Cu-ion migration stability

## Multi-layer processing







IZM multi-RDL stacking  
(35mmx35mm) with 9  
layers of 8 um L/S –  
organic interposer

## Barrier integration



# Signal/Power Integrity


- High frequency **Chiplet communication**
- **Power stability/ voltage management** close to the dies
- **Passive integration** in polymer interposers
- **RF Characterization** of RDL materials
- **RF optimized** stacking from layer to layer vias







# Thermal Management

- Application of innovative technologies for **improved cooling concept**
- **Warpage** evaluation and **stress** management
- **Material characterization/evaluation**
- **Thermal management evaluation**



Thermal test chip  $>11\text{W}/\text{mm}^2$




Fan Out of HPA and LNA in one package



# Summary and Outlook

APECS – IZM as part of the pilot line

- Establish HPC packaging capabilities in europe, which is based on interposers, bridges and FanOut technology
- Establish the access to advanced packaging for european SMEs
- Support material and process developments
- Innovations in characterization of materials / packages



APECS Demonstrator:  
Multi MMIC chiplet  
embedding using Fan-out  
Wafer Level Packaging  
(FOWLP) with backside  
cooling

#### Coordinated by



#### Implemented by



#### Pilot Line Project Partners



#### Co-funded by



APECS is co-funded by the European Commission and national ministries of the eight member states within the framework of the EU Chips Act. Overall funding for APECS amounts to € 730 million over 4.5 years.



# Kontakt

---

**Markus Woehrmann**  
**Lithography and Thin Film Polymer**  
**Wafer Level System Integration (WLSI)**  
**Phone: +49 30 46403-617**  
**E-Mail:**  
**Markus.woehrmann@izm.fraunhofer.de**

**Fraunhofer IZM Berlin**  
Gustav-Meyer-Allee 25  
13355 Berlin  
Germany  
+49 30 46403-100



**Fraunhofer IZM-ASSID**  
Ringstraße 12  
01468 Dresden-Moritzburg  
Germany  
+49 351 795572-12



Fraunhofer Institute for Reliability  
and Microintegration IZM

**Fraunhofer IZM Außenstelle Cottbus**  
Karl-Marx-Straße 69  
03044 Cottbus  
Germany  
+49 355 383 770-12

# Thank you for your attention

---